Webinar Invitation

Bug discovery by static analysis in VHDL

  • Datum: Tuesday June 15, 2021
  • Duration: 25 min (with live Q&A)
  • Time: 11:00am – 11:25am (CEST)
  • Presenter: Dr. Reuven Dobkin
  • Cost: Free!.

vSync logo