BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//wp-events-plugin.com//7.2.3.1//EN
TZID:Europe/Amsterdam
X-WR-TIMEZONE:Europe/Amsterdam
BEGIN:VEVENT
UID:699@core-vision.nl
DTSTART;TZID=Europe/Amsterdam:20251201T090000
DTEND;TZID=Europe/Amsterdam:20251202T170000
DTSTAMP:20250703T130515Z
URL:https://www.core-vision.nl/events/zynq-ultrascale-mpsoc-for-the-hardwa
 re-designer/
SUMMARY:Zynq UltraScale+ MPSoC for the Hardware Designer
DESCRIPTION:Course Description\nThis course provides hardware designers wit
 h an overview of the capabilities and support for the Zynq® UltraScale+
 ™ MPSoC family from a hardware architectural perspective.The emphasis is
  on:\n\n 	Identifying the key elements of the application processing unit 
 (APU) and real-time processing unit (RPU)\n 	Reviewing the various power d
 omains and their control structure\n 	Illustrating the processing system (
 PS) and programmable logic (PL) connectivity\n 	Utilizing QEMU to emulate 
 hardware behavior\n\n\n
ATTACH;FMTTYPE=image/jpeg:https://www.core-vision.nl/wp-content/uploads/20
 24/08/MPSoC-e1725463185155.jpg
CATEGORIES:AMD,Embedded,FPGA,MPSoC,Vivado,Zynq
LOCATION:Core-Vision\, Cereslaan 24\, Heesch\, Netherlands\, 5384 VT\, Nede
 rland
X-APPLE-STRUCTURED-LOCATION;VALUE=URI;X-ADDRESS=Cereslaan 24\, Heesch\, Net
 herlands\, 5384 VT\, Nederland;X-APPLE-RADIUS=100;X-TITLE=Core-Vision:geo:
 0,0
END:VEVENT
BEGIN:VTIMEZONE
TZID:Europe/Amsterdam
X-LIC-LOCATION:Europe/Amsterdam
BEGIN:STANDARD
DTSTART:20251026T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
END:STANDARD
END:VTIMEZONE
END:VCALENDAR