Signal Integrity PCB Vias and Remedies: Effects on very high data rate designs

indicates CONFIRMED TO RUN

Regisetr now

  • Date: Friday, April 14, 2023
  • Duration: 1 hour (with live Q&A)
  • Time: 11am – 12pm (CEST)
  • Presenter: Lee Ritchey
  • Cost: FREE!

 

Webinar Overview:

This webinar will explore the effects of routing vias and connector plated through holes on very high data rate signals using actual test results from as-built PCBs.

The Siemens Hyperlynx signal integrity tool will be used to examine a proposed signal path in an integrated circuit tester to determine whether the vias and plated through holes in the signal path will present a signal integrity problem.

The analysis will determine whether back drilling of the vias and plated through holes will be needed to ensure an acceptable signal to the IC being tested.

The webinar will conclude with measurements of the actual signals at the IC pins after the test PCBs were fabricated.

The broadcast presented by Lee Ritchey includes interactive Q&A available to attendees throughout.

Lee Ritchey is one of the industry´s premier authorities on high-speed PCB and system design. He has taught more than 10,000 engineers and designers throughout the world, including virtually all major suppliers of equipment to the Internet and the Cloud.

Attendance is free of charge

If you have any queries, please contact webinars@doulos.com

Doulos


Date
14 April 2023

Location
Webinar
Online

Webinar

Price
€ 0,00

Information
Training brochure