RTL coding style verification for Space/Radiation exposed environments

✅ indicates CONFIRMED TO RUN

• Date: Wednesday June 28, 2023
  
• Duration: 30min (with live Q&A)
• Time: 11:00 – 11:30 (CEST)
  
• Presenter: Dr Reuven Dobkin
  
• Attendance: FREE!

Webinar Overview

ASIC/FPGA designs for space must operate under harsh radiation conditions. The radiation can cause multiple types of hard and soft functional failures. During this webinar, we will review a few RTL design development guidelines for space applications. We will discuss how space quality assurance can be achieved using LINT tools.

If you have any queries, please contact info@vsyncc.com