Debugging Features of UVM

✅ indicates CONFIRMED TO RUN

• Date: Wednesday, May 10, 2023
• Duration: 1 hour (with live Q&A)
• Time: 11:00 am – 12:00 pm (CEST)
• Presenter: Doug Smith
  
• Cost: FREE!

Webinar Overview:

A UVM testbench is a large and complex piece of software. At some stage, like any other large and complex piece of software, a verification environment written using UVM is going to require debugging. There are various debugging features built into UVM to help with this.

In this webinar Doulos Senior Member Technical Staff, Doug Smith, explores the various features in UVM to help you debug your UVM environment, your test cases, and your design under test.

Topics include:

• Debugging the Testbench
• Debugging Stimulus
• Debugging the Design

At the end of the webinar Doug will also look at an example of tool support features for debugging UVM using the Cadence® Xcelium™ Logic Simulator.

Attendance is free of charge

If you have any queries, please contact webinars@doulos.com