Getting Started with the UVM
✅ indicates CONFIRMED TO RUN
- Datum: woensdag 28 april, 2021
- Duur: 1 uur (met live Q&A)
- Tijd: 11:00 – 12:00
- Spreker: Matthew Taylor
- Prijs: GRATIS!
This webinar will introduce you to the Universal Verification Methodology.
The aim is to provide you with a base to start learning the rest of UVM, starting at why you would want to use it and the key components of a UVM test bench. The webinar will provide an overview of the DUT interface and Sequencer-Driver communication.
The webinar will help you to understand:
- the class hierarchy
- simulation phases
- transaction-level communication
- sequences and sequencers
- the factory
- the configuration database
This webinar is run in partnership with Siemens EDA and will feature code examples running in the Questa Advanced Simulator. The aim is to help you go on to learn the rest of UVM or to understand the rationale and working of automatically generated UVM code such as that produced by the Siemens EDA UVM Framework and Doulos’ Easier UVM code generators.
Doulos Senior Member Technical Staff Matthew Taylor will present this training webinar, which will consist of a one-hour presentation with interactive Q&A available to attendees throughout.
28 april 2021