BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//wp-events-plugin.com//7.2.3.1//EN
TZID:Europe/Amsterdam
X-WR-TIMEZONE:Europe/Amsterdam
BEGIN:VEVENT
UID:1159@core-vision.nl
DTSTART;TZID=Europe/Amsterdam:20251215T090000
DTEND;TZID=Europe/Amsterdam:20251216T170000
DTSTAMP:20251210T150103Z
URL:https://www.core-vision.nl/events/designing-with-the-versal-ai-edge-se
 ries-gen-2-and-prime-series-gen-2-architecture-5/
SUMMARY:Designing with the Versal AI Edge Series Gen 2 and Prime Series Gen
  2: Architecture-
DESCRIPTION:Course Description\nLearn about the AMD Versal™ AI Edge Serie
 s Gen 2 and Prime Series Gen 2 adaptive SoC architectures\, which combine 
 programmable logic with a new high-performance processing system and next-
 generation AI Engines. Also learn how these devices facilitate end-to-end 
 acceleration and maximize system performance for embedded systems—all in
  a single device built on a foundation of enhanced safety and security.\n\
 nThe emphasis of this course is on:\n\n 	Describing the different compute 
 resources available in the Versal adaptive SoC\n 	Explaining the new high-
 performance processing system (PS)\n 	Describing the next-generation AI En
 gine architecture\n 	Describing the network on chip (NoC) resources\n 	Out
 lining the available DDR5/LPDDR5X memory controller support\n 	Reviewing t
 he new image and video processing hard blocks\n 	Explaining the functional
  safety and security enhancements\n 	Identifying the available PCI Express
 ® Gen 5 and 32G high-speed serial transceiver solutions\n\n
ATTACH;FMTTYPE=image/jpeg:https://www.core-vision.nl/wp-content/uploads/20
 24/04/Versal_Product-Shot.jpg
CATEGORIES:AMD,Board,Connectivity,Embedded,FPGA,Hardware,Versal,Vitis,Viva
 do
LOCATION:Core-Vision\, Cereslaan 24\, Heesch\, Netherlands\, 5384 VT\, Nede
 rland
X-APPLE-STRUCTURED-LOCATION;VALUE=URI;X-ADDRESS=Cereslaan 24\, Heesch\, Net
 herlands\, 5384 VT\, Nederland;X-APPLE-RADIUS=100;X-TITLE=Core-Vision:geo:
 0,0
END:VEVENT
BEGIN:VTIMEZONE
TZID:Europe/Amsterdam
X-LIC-LOCATION:Europe/Amsterdam
BEGIN:STANDARD
DTSTART:20251026T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
END:STANDARD
END:VTIMEZONE
END:VCALENDAR