BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//wp-events-plugin.com//7.2.3.1//EN
TZID:Europe/Amsterdam
X-WR-TIMEZONE:Europe/Amsterdam
BEGIN:VEVENT
UID:1212@core-vision.nl
DTSTART;TZID=Europe/Amsterdam:20261019T090000
DTEND;TZID=Europe/Amsterdam:20261021T170000
DTSTAMP:20260331T093118Z
URL:https://www.core-vision.nl/events/designing-with-the-versal-adaptive-s
 oc-design-methodology-5/
SUMMARY:Designing with the Versal Adaptive SoC: Design Methodology
DESCRIPTION:Course Description\nUse different AMD Versal™ adaptive SoC de
 sign methodologies and techniques for developing designs targeting Versal 
 devices. Also learn how to apply application mapping and partitioning\, de
 sign closure\, power\, and thermal solutions to enhance the performance of
  a design.\nThe emphasis is on:\n\n 	Demonstrating the embedded software d
 evelopment flow for Versal devices\n 	Demonstrating the AI Engine developm
 ent flow\n 	Using the provided design tools and Versal adaptive SoC design
  methodologies to create complex systems\n 	Leveraging the Power Design Ma
 nager (PDM) tool for power estimation\n 	Identifying Versal adaptive SoC p
 ower and thermal solutions\n 	Enabling top-level RTL flows for Versal devi
 ces\n 	Applying common timing closure techniques\n 	Performing device conf
 iguration and debugging\n 	Improving Versal adaptive SoC system performanc
 e\n 	Performing system-level simulation\n\n\n
ATTACH;FMTTYPE=image/jpeg:https://www.core-vision.nl/wp-content/uploads/20
 24/03/fpgavdes1-e1718949086246.png
LOCATION:Core-Vision\, Cereslaan 24\, Heesch\, Netherlands\, 5384 VT\, Nede
 rland
X-APPLE-STRUCTURED-LOCATION;VALUE=URI;X-ADDRESS=Cereslaan 24\, Heesch\, Net
 herlands\, 5384 VT\, Nederland;X-APPLE-RADIUS=100;X-TITLE=Core-Vision:geo:
 0,0
END:VEVENT
BEGIN:VTIMEZONE
TZID:Europe/Amsterdam
X-LIC-LOCATION:Europe/Amsterdam
BEGIN:DAYLIGHT
DTSTART:20260329T030000
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
END:DAYLIGHT
END:VTIMEZONE
END:VCALENDAR